

# Curriculum for M.Tech

---

Electronics & Communication Engineering with Specialization in Microelectronics and VLSI Systems

From The Academic Year 2025

(Approved in Senate 61)



Indian Institute of Information Technology Design and Manufacturing, Kancheepuram

Chennai-600 127

Semester 1					
Category	Course Name	L	T	P	C
PCC	MOS Modeling for VLSI Circuits	3	1	0	4
PCC	VLSI System Design	3	1	0	4
PCC	VLSI Testing and Testable Design	2	0	4	4
PCC	Device Modeling and Simulation Practice	0	1	2	2
PEC	Programme Elective Course 1	3	1	0	4
PEC	Programme Elective Course 2	3	1	0	4
					<b>22</b>
Semester 2					
Category	Course Name	L	T	P	C
PCC	CMOS Analog VLSI Design	3	1	0	4
PCC	High Level Verification with UVM	2	0	4	4
PCC	IC Fabrication	2	0	4	4
PCC	CMOS VLSI Design Practice	0	0	4	2
PEC	Programme Elective Course 3	3	1	0	4
PEC	Programme Elective Course 4	3	1	0	4
					<b>22</b>
Summer					
PCD	M Tech Dissertation (MTD) Phase I	0	0	8	4
					<b>4</b>
Semester 3					
Category	Course Name	L	T	P	C
PCD	M Tech Dissertation (MTD) Phase II	0	0	24	12
					<b>12</b>
Semester 4					
Category	Course Name	L	T	P	C
PCD	M Tech Dissertation (MTD) Phase III	0	0	28	14
					<b>14</b>
	<b>TOTAL CREDITS</b>				<b>74</b>

Semester wise Credit Distribution	Credits						
Category	S1	S2	Summer	S3	S4	Total	%
Program Core Course (PCC)	14	14	0	0	0	28	37.8
Program Elective Course (PEC)	8	8	0	0	0	16	21.6
Professional Career Development (PCD)	0	0	4	12	14	30	40.5
Total	22	22	4	12	14	74	100
Cumulative Credits	<b>22</b>	<b>44</b>	<b>48</b>	<b>60</b>	<b>74</b>	<b>74</b>	

INDIAN INSTITUTE OF INFORMATION TECHNOLOGY  
DESIGN AND MANUFACTURING (IIITDM) KANCHEEPURAM

COURSE FORMAT

Course Code		Course Title	MOS Modeling for VLSI Circuits			
Dept./Faculty proposing the course	Electronics and Communication Engineering	Structure (LTPC)	L	T	P	C
			3	1	0	4
To be offered for	CORE: M.TECH MVS	Type	Core <input checked="" type="checkbox"/>		Elective <input type="checkbox"/>	
		Status	New <input type="checkbox"/>		Modification <input checked="" type="checkbox"/>	
Pre-requisite		Submitted for approval			Senate 62	
Learning Objectives	<ul style="list-style-type: none"> <li>To demonstrate and apply basic concepts of semiconductor physics relevant to devices</li> <li>To describe and use physics-based numerical and analytical device modelling for the inclusion in circuit applications</li> </ul>					
Learning Outcomes	At the end of the course, the students would be able to <ul style="list-style-type: none"> <li>Model any kind of MOS Devices in 2-D or 3-D</li> <li>Relate the models for further inclusion in circuits</li> </ul>					
Contents of the course (With approximate break-up of hours for L/T/P)	<p>Semiconductors: Energy bands; Thermal equilibrium carrier concentration. Excess carriers, quasi-Fermi levels; Recombination of carriers, lifetime. Carrier transport by drift, mobility; Carrier transport by diffusion; Continuity equation. Diffusion length. (8 L + 3 T)</p> <p>Quantitative theory of PN junctions: Steady state I-V characteristics under forward bias, reverse bias, and illumination. Capacitances. Dynamic behavior under small and large signals. Breakdown mechanisms. (6 L + 2 T)</p> <p>Theory of Field Effect Transistors: Analysis of MOS capacitor. Calculation of threshold voltage. Static I-V characteristics of MOSFETs and their models. (6 L + 2 T)</p> <p>Long-Channel MOS Transistor, Introduction All-Region Models, Strong Inversion Models, Weak Inversion Models, Effective Mobility. (7 L + 3 T)</p> <p>Small-Dimension Effects - Velocity Saturation, Channel Length Modulation, Charge Sharing, Drain-Induced Barrier Lowering, Hot Carrier Effects, Velocity Overshoot Ballistic Operation, Polysilicon Depletion. (8 L + 2 T)</p> <p>Small-Dimension Effects-Modelling for Circuits Simulation- Quantum-Mechanical Effects; Gate Current, Junction Leakage, Scaling and New Technologies, Approaches, and Properties of Good Models, Model Formulation Considerations (7 L + 2 T)</p>					
Text Books	<ol style="list-style-type: none"> <li>Nandita Dasgupta, Amitava Dasgupta, "Semiconductor Devices: Modelling and Technology", Prentice Hall, 2004. ISBN: 9788120323988.</li> <li>Y. Tsividis and C. McAndrew, Operation and Modeling of the MOS Transistor, Oxford University Press, 2011. ISBN: 0195170156</li> </ol>					
Reference Books	<ol style="list-style-type: none"> <li>BSIM Manuals available on BSIM homepage on the internet.</li> <li>Y. Taur and T. H. Ning, Fundamentals of Modern VLSI Devices, Cambridge University Press, 2013. ISBN: 1107635713</li> </ol>					

INDIAN INSTITUTE OF INFORMATION TECHNOLOGY  
DESIGN AND MANUFACTURING (IIITDM) KANCHEEPURAM

COURSE FORMAT

Course Code		Course Title	VLSI System design			
Dept./Faculty proposing the course	ECE	Structure (LTPC)	L	T	P	C
			3	1	0	4
To be offered for	M.TECH MVS	Type	Core <input checked="" type="checkbox"/>		Elective <input type="checkbox"/>	
		Status	New <input checked="" type="checkbox"/>		Modification <input type="checkbox"/>	
Pre-requisite		Submitted for approval				Senate 62
Learning Objectives	<ul style="list-style-type: none"><li>• To provide an in-depth understanding of digital CMOS system design from register-transfer level (RTL) to gate-level implementation.</li><li>• To develop expertise in hardware modelling using HDLs for control and datapath-intensive designs.</li><li>• To introduce static timing analysis, design optimization, low-power techniques, and integration considerations in complex VLSI systems.</li><li>• To equip students with the knowledge to architect, analyze, and optimize performance-constrained and area-efficient digital designs.</li></ul>					
Learning Outcomes	<p>By the end of the course, students will be able to:</p> <ol style="list-style-type: none"><li>1. Analyze and model complex digital systems at the RTL using Verilog/VHDL.</li><li>2. Evaluate performance metrics (timing, power, area) of digital designs and apply design techniques such as pipelining, retiming, and FSM optimization for high-performance systems.</li><li>3. Describe the RTL-to-GDSII flow, synthesis constraints, floorplanning, and clocking strategies.</li><li>4. Propose low-power strategies such as clock gating and supply scaling at the system level.</li><li>5. Analyze impact of interconnect and parasitics in submicron designs using academic models.</li></ol>					
Contents of the course (With approximate break-up of hours for L/T/P)	<p><b>CMOS Logic Gate Design:</b> Review of CMOS inverter, Gates, sizing, delay, logical effort (6L + 2T)</p> <p><b>Sequential Logic Design:</b> Latches and flip-flops, clocking schemes, metastability (6L + 1T)</p> <p><b>Interconnect Modelling:</b> RC delay, Elmore delay, wire sizing and buffer insertion (4L + 1T)</p> <p><b>FSMs and RTL Design:</b> FSM modelling styles, one-hot and binary encoding, RTL principles (3L + 1T)</p> <p><b>Hierarchical Design Methodologies:</b> Pipelining and parallelism, Top-down vs. bottom-up, module hierarchy, system abstraction levels (3L + 1T)</p> <p><b>HDL Modelling:</b> Basics Verilog/VHDL syntax, modules, data types, combinational logic modelling (3L + 1T)</p> <p><b>HDL Modelling:</b> Sequential Circuits, Sequential blocks, FSMs, test benches and simulation strategies (3L + 1T)</p> <p><b>RTL to Gate-Level Synthesis:</b> Behavioural vs. structural synthesis, constraints, optimization concepts (3L + 1T)</p> <p><b>Timing Analysis Concepts:</b> Setup/hold violations, timing arcs, clock skew and jitter basics (3L + 1T)</p> <p><b>Static Timing Analysis (STA):</b> Delay models, arrival/required times, slack analysis, timing reports (3L + 1T)</p>					

	<p><b>Low Power Design Techniques:</b> Sources of power, switching activity, clock gating, voltage scaling (3L + 1T)</p> <p><b>SoC Design Concepts:</b> System integration, IP reuse, NoC intro, AMBA/AXI overview (conceptual only) (2L)</p>
Text Books	<ol style="list-style-type: none"> <li>3. Neil H. E. Weste &amp; David Harris, CMOS VLSI Design: A Circuits and Systems Perspective, 4th ed., Pearson, 2010. ISBN 13: 978 0 321 54774 3</li> <li>4. David Money Harris &amp; Sarah L. Harris, Digital Design and Computer Architecture, 2nd ed., Morgan Kaufmann, 2012. ISBN 13: 978 0 12 394424 5</li> </ol>
Reference Books	<ol style="list-style-type: none"> <li>3. Jan M. Rabaey, Anantha Chandrakasan &amp; Borivoje Nikolic, Digital Integrated Circuits: A Design Perspective, 2nd ed., Pearson, 2015. ISBN-13: 978-0-13-335672-0</li> <li>4. Wayne Wolf, Modern VLSI Design: IP-Based Design, 4th ed., Pearson, 2008. ISBN-13: 978-0-13-714579-0</li> <li>5. Keshab K. Parhi, VLSI Digital Signal Processing Systems: Design and Implementation, Reprint ed., Wiley, 2010. ISBN-13: 978-0-470-17035 7</li> </ol>

INDIAN INSTITUTE OF INFORMATION TECHNOLOGY DESIGN AND MANUFACTURING (IIITDM)  
KANCHEEPURAM  
COURSE FORMAT

Course Code		Course Title	VLSI testing and testable design			
Dept. /Faculty proposing the course	<u>ECE</u>	Structure (LTPC)	L	T	P	C
			2	0	4	4
To be offered for	M.TECH MVS	Type	Core <input checked="" type="checkbox"/>		Elective <input type="checkbox"/>	
		Status	New <input type="checkbox"/>		Modification <input checked="" type="checkbox"/>	
Pre-requisite		Submitted for approval				Senate 62
Learning Objectives	<ul style="list-style-type: none"> <li>The course aims at imparting skills required for the design of an efficient testable circuit and optimal test vectors to detect all faults</li> </ul>					
Learning Outcomes	<ul style="list-style-type: none"> <li>At the end of the course, the students would be able to Model the faults in the combination and sequential circuits</li> <li>Perform the fault analysis and test pattern generation using ATPG algorithm</li> <li>Build testable designs, generate and verify test vectors</li> </ul>					
Contents of the course (With approximate break-up of hours for L/T/P)	<p>Basic of Test - Design and Test, Test Goals, ATE Architecture and Instrumentation, Testing needs, Quality - HTOL, Automotive std basics, Test Requirements (required in design) &amp; cost driven, Future Testing methodology to address upcoming design nodes (3D IC). (3L)</p> <p>Standard IEEE Test Access Methods: Boundary Scan Basics, Boundary Scan Architecture, Boundary Scan Test Instructions, Board Level Scan Chain Structure, RTL Boundary Scan and Boundary Scan Description Language. Overview of IEEE standards and IEEE P1500 &amp; IEEE1838 IEEE 1149.1, 1149.6 JTAG, RTL validation of a Spare register and understanding of JTAG FSM/IR/DR, (2L),</p> <p>Design changes for testing: Additional IOs, test clock muxing, CGC logic, On chip clocking, Multisite testing and limited pin count (2L)</p> <p>Fault and Defect Modeling: Fault Modeling, Structural Gate Level Faults, Issues Related to Gate Level Faults, Transition Faults, Path Delay faults, Memory Faults, Iddq, burnin test (3L)</p> <p>Design for Test by Means of Scan: Making circuits Testable, Testability Insertion, Full Scan DFT Technique, Scan Architectures. (3L)</p> <p>Test pattern Generation Methods and Algorithm: Test Generation Basics, Controllability and Observability, Combinational and sequential Test Generation, Static and At-speed ATPG, IDDQ (2L)</p> <p>Deterministic Test Generation Algorithms: Deterministic Test Generation Methods, Sequential Circuit Test Generation, Test Data Compaction. (2L)</p> <p>Logic Built-in Self-test: BIST Basics, Test Pattern Generation, Output Response Analysis, BIST Architectures, RT Level BIST Design. Introduction to IOBIST (3L)</p> <p>Memory Testing by Means of Memory BIST: Memory Testing, Memory Structure, Memory Repair, Redundancy, Memory Components (Sector/Bank/Array/Decoder/Sense Amp). (2L)</p>					

	<p>Fault Simulation Application and Methods: Fault Simulation, Fault Simulation Applications, Fault Simulation Technologies. (2L)</p> <p>Test Compression: Test Data Compression, Compression Methods and Decompression Methods. (2L)</p> <p>Advanced topics: top level DFT, DRC, connectivity checks for DFT, Test vector generation and simulation, Test cost analysis (w.r.t Test Time), Test mode constraints, test mode timing closure, IR issues during at-speed capture, ATE debug and production testing, testing analog/mixed signal blocks (2L)</p> <p>Lab</p> <ol style="list-style-type: none"> <li>1. Synthesis (4P)</li> <li>2. Formal verification (4P)</li> <li>3. Memory BIST insertion and verification (4P)</li> <li>4. Scan Insertion (4P)</li> <li>5. ATPG (4P)</li> <li>6. scan verification (4P)</li> <li>7. Compression and verification (4P)</li> </ol>
Text Books	<ol style="list-style-type: none"> <li>5. Michael L. Bushnell, Vishwani D. Agrawal, Essentials of Electronic Testing for Digital, Memory, and Mixed-Signal VLSI Circuits, Springer, 2004. ISBN: 79237991-8</li> <li>6. <b>VLSI Test Principles and Architectures: Design for Testability</b>, Laung-Terng Wang, Cheng-Wen Wu, Xiaoqing Wen, Elsevier ISBN: 9781493300860</li> </ol>
Reference Books	<ol style="list-style-type: none"> <li>6. ZainalabedinNavabi, Test and Testable Design using HDL Models and Architecture, 1st edition, Springer, 2010, ISBN: 978-1-4419-7547-8.</li> <li>7. M. Abramovici, M. A. Breuer and A. D. Figrieta, Digital Systems Testing and Testable Design, Wiley-IEEE Press, 1994, ISBN: 978-0-7803-1062-9.</li> <li>8. Niraj K. Jha, Sandeep Gupta, Testing of Digital Systems, 1st edition, Cambridge University Press, 2003. ISBN: 0521-77356-3</li> </ol>

INDIAN INSTITUTE OF INFORMATION TECHNOLOGY  
DESIGN AND MANUFACTURING (IIITDM) KANCHEEPURAM

COURSE FORMAT

Course Code		Course Title	Device Modelling and Simulation Lab			
Dept. /Faculty proposing the course	Electronics and Communication Engineering	Structure (LTPC)	L	T	P	C
			0	1	2	2
To be offered for	M.TECH MVS	Type	Core <input checked="" type="checkbox"/>		Elective <input type="checkbox"/>	
		Status	New <input type="checkbox"/>		Modification <input checked="" type="checkbox"/>	
Pre-requisite		Submitted for approval				Senate 62
Learning Objectives	<ul style="list-style-type: none"> <li>To make the students familiar with semiconductor device Physics.</li> <li>To impart a flavour of different semiconductor device modelling with the help of simulation tools.</li> <li>The lab is intended to teach students about device structure and provide confidence to design the device structure and plotting necessary characteristics in relevant device modelling tools.</li> </ul>					
Learning Outcomes	<p>At the end of the course, students would be able to:</p> <ul style="list-style-type: none"> <li>Familiarize with Industry-Standard TCAD Tools</li> <li>Simulate and analyse structure, doping profile, terminal characteristics, and distributions of carriers, current, field, potential and energy band diagrams within 2-dimensional device structures</li> </ul>					
Contents of the course (With approximate break-up of hours for L/T/P)	<p>1. Overview of TCAD Tools (1P)</p> <ul style="list-style-type: none"> <li>Introduction to Technology Computer-Aided Design (TCAD) and its significance in semiconductor device modeling.</li> <li>Inputs and outputs of process and device simulations.</li> <li>Overview of common TCAD tools (e.g., Synopsys Sentaurus, Silvaco Atlas).</li> </ul> <p>2. Device Simulation using SDE (Structure Editor) (2P)</p> <ul style="list-style-type: none"> <li>Designing 2D and 3D semiconductor structures using scripting languages.</li> <li>Implementation of analytical doping profiles.</li> <li>Strategies for meshing in 2D/3D simulations to ensure numerical accuracy and efficiency.</li> </ul> <p>3. Device Simulation using SDevice (3P)</p> <ul style="list-style-type: none"> <li>Implementation of physics-based models for device simulation.</li> <li>Mathematical foundation of device equations (Poisson's equation, continuity equations, transport models).</li> <li>Detailed understanding of the solve section for electrical simulations.</li> </ul> <p>4. Process Simulation (3P)</p> <ul style="list-style-type: none"> <li>Simulation of semiconductor fabrication steps.</li> <li>Observation and analysis of: Final device structure, Doping profiles across the device</li> </ul> <p>5. Electrical Characterization (3P)</p>					

	<ul style="list-style-type: none"> <li>• Extraction and analysis of I-V and C-V characteristics of a 3-Terminal MOS (3T MOS) device.</li> <li>• Electrical characterization techniques for Silicon-On-Insulator (SOI) MOSFETs.</li> <li>• Parameter Extraction, Compact Models, Benchmark Tests, Small Signal Modelling including conductance parameters.</li> </ul>
Text Books	<ol style="list-style-type: none"> <li>1. C K Maiti, "Introducing Technology Computer-Aided Design (TCAD): Fundamentals, Simulations, and Applications", Jenny Stanford Publishing; 1st Edition, 2017, ISBN: 978-9814745512.</li> <li>2. Wu, Yung-Chun, Jhan, Yi-Ruei, "3D TCAD Simulation for CMOS Nanoelectronic Devices", Springer, 2017, ISBN 978-981-10-3066-6.</li> </ol>
Reference Books	<ol style="list-style-type: none"> <li>1. C K Sarkar, "Technology Computer Aided Design: Simulation for VLSI MOSFET", CRC Press, 1st Edition, 2013, ISBN: 978-1466512658.</li> <li>2. J.-P. Colinge, "FinFETs and Other Multi-Gate Transistors", Springer, 2008, ISBN: 978-0-387-71751-7</li> <li>3. TCAD Manual (Available Online)</li> </ol>

INDIAN INSTITUTE OF INFORMATION TECHNOLOGY  
DESIGN AND MANUFACTURING (IIITDM) KANCHEEPURAM

COURSE FORMAT

Course Code		Course Title	CMOS Analog VLSI Design			
Dept. /Faculty proposing the course	ECE	Structure (LTPC)	L	T	P	C
			3	1	0	4
To be offered for	M.TECH MVS	Type	Core <input checked="" type="checkbox"/>		Elective <input type="checkbox"/>	
		Status	New <input type="checkbox"/>		Modification <input checked="" type="checkbox"/>	
Pre-requisite		Submitted for approval				Senate 62
Learning Objectives	<ul style="list-style-type: none"><li>• To develop a strong foundation in CMOS analog circuit design and analysis.</li><li>• To train students in designing biasing circuits, amplifiers, and operational amplifiers using CMOS technology.</li><li>• To provide analytical and practical understanding of frequency response, stability, and noise in analog circuits.</li><li>• To introduce layout strategies for precision analog design with emphasis on matching and parasitic minimization.</li></ul>					
Learning Outcomes	<p>By the end of the course, students will be able to:</p> <ol style="list-style-type: none"><li>1. Analyze MOSFET behavior in analog operation and derive small-signal models.</li><li>2. Design current mirrors, differential amplifiers, and multi-stage op-amps.</li><li>3. Evaluate gain, bandwidth, stability, and compensation techniques for analog circuits.</li><li>4. Analyze thermal and flicker noise in analog blocks and optimize for low-noise design.</li><li>5. Apply layout practices such as common-centroid structures for precision and symmetry.</li><li>6. Simulate and validate analog designs using EDA tools and interpret performance metrics.</li></ol>					
Contents of the course (With approximate break-up of hours for L/T/P)	<p><b>MOSFET Modeling and Device Physics:</b> MOS I-V equations, second-order effects, small-signal model, gm, ro (2L + 1T)</p> <p><b>Biasing and Current Mirrors:</b> Simple mirror, cascode mirror, Wilson mirror (1L + 1T)</p> <p><b>Single-Stage Amplifiers:</b> CS, CG, source follower, gain, impedance, Miller effect (2L + 1T)</p> <p><b>Differential Pairs and Active Loads:</b> Operation, differential gain, CMRR, input/output resistance (3L + 1T)</p> <p><b>Fully Differential Amplifiers and CMFB:</b> CMFB design, fully differential op-amps, biasing strategies (5L + 1T)</p> <p><b>Frequency Response:</b> Transfer function, poles/zeros, Bode plots, dominant pole approx. (3L + 1T)</p> <p><b>Stability and Compensation:</b> Phase/gain margin, feedback stability, Miller compensation (3L + 1T)</p> <p><b>Op-Amp Architectures:</b> Two-stage and telescopic op-amps, gain/swing/slew rate (7L + 2T)</p> <p><b>Advanced Op-Amp Design:</b> Folded cascode, gain boosting, output stages (3L + 1T)</p>					

	<p><b>Bandgap Reference Circuits:</b> basic bandgap idea, <math>V_{BE}</math>-referenced sources, constant-gm biasing, startup circuits (4L + 1T)</p> <p><b>Noise in CMOS Circuits:</b> Thermal, flicker noise, input-referred noise, low-noise design (3L + 1T)</p> <p><b>Mismatch and Layout for Analog Design:</b> Systematic and random mismatch, common-centroid layout, routing, guard rings (4L + 1T)</p> <p><b>Case Studies:</b> Op-amp, comparator design, biasing networks, Low Dropout regulator (2L + 1T)</p>
Text Books	<ol style="list-style-type: none"> <li>1. Behzad Razavi, Design of Analog CMOS Integrated Circuits, 2nd ed., McGraw-Hill Education, 2016. ISBN-13: 978-0-07-252493-2; ISBN-10: 0072524934</li> <li>2. Philip E. Allen &amp; Douglas R. Holberg, CMOS Analog Circuit Design, 2nd ed., Oxford University Press, 2002. ISBN-13: 978-0-19-511644-1; ISBN-10: 0195116445</li> </ol>
Reference Books	<ol style="list-style-type: none"> <li>1. R. Jacob Baker, CMOS: Circuit Design, Layout, and Simulation, 3rd ed., Wiley, 2019. ISBN-13: 978-1-119-45804-1</li> <li>2. Paul R. Gray, Paul J. Hurst, Stephen H. Lewis &amp; Robert G. Meyer, Analysis and Design of Analog Integrated Circuits, 6th ed., Wiley, 2019. ISBN-13: 978-1-119-82988-8</li> <li>3. David A. Johns &amp; Ken Martin, Analog Integrated Circuit Design, 1st ed., Wiley, 1997. ISBN-13: 978-0-471-33250-2</li> </ol>

INDIAN INSTITUTE OF INFORMATION TECHNOLOGY  
DESIGN AND MANUFACTURING (IIITDM) KANCHEEPURAM

COURSE FORMAT

Course Code		Course Title	High level verification with system verilog and UVM			
Dept. /Faculty proposing the course	ECE	Structure (LTPC)	L	T	P	C
			2	0	4	4
To be offered for	M.TECH MVS	Type	Core <input checked="" type="checkbox"/>		Elective <input type="checkbox"/>	
		Status	New <input type="checkbox"/>		Modification <input checked="" type="checkbox"/>	
Pre-requisite		Submitted for approval				Senate 62
Learning Objectives	<ul style="list-style-type: none"><li>To impart in depth knowledge and hands-on on the Design, Simulation and Verification Flow of Digital Circuits &amp; Systems. verification of complex VLSI circuits with digital building blocks.</li></ul>					
Learning Outcomes	<ul style="list-style-type: none"><li>At the end of the course, the students would be able to understand complex RTL designs, understand verification requirements, write testplan, build testbench in System Verilog and UVM, run simulations and debug issues</li></ul>					
Contents of the course (With approximate break-up of hours for L/T/P)	<p>1. Introduction to verification: test- bench, DUT, test plan, various verification technologies, verification pan, coverage, quick review of verilog based TBs (2L+1P)</p> <p>2. Basic System Verilog: SystemVerilog Overview, Standard Data Types and Literals, Procedures and Procedural Statements, Operators, User-Defined Data Types and Structures, Hierarchy and Connectivity, Static Arrays, Tasks and Functions, Interfaces, Simple Verification Features, Clocking Blocks, Random Stimulus, Generate &amp; analyze functional coverage, code coverage, line coverage &amp; FSM coverage (3L + 5 P)</p> <p>3 Advanced system verilog: Basic Classes, Polymorphism and Virtuality, Class-Based Random Stimulus, Interfaces in Verification, Covergroup, Coverage, Queues and Dynamic and Associative Arrays (QDA), Introduction to Assertion-Based Verification (ABV), Introduction to SystemVerilog Assertions (SVA), Threads and interprocess communication (10L+8 P)</p> <p>4. Universal Verification Methodology (UVM)</p> <p>SV Interfaces and BFM, Object Oriented Programming, UVM Test bench components: Driver, Sequence, Sequencer, Monitor, Scoreboard, UVM Phases, Configurations, Reporting, TLM, Agent, Env and Test, Test Scenarios and sequences',UVM Test bench Execution with test scenarios, Register Abstraction Layer (RAL) (13L+ 14P)</p>					
Text Books	<p>7. Chris Spear and Greg Tumbush, SystemVerilog for Verification: A Guide to Learning the Testbench Language Features, 3<sup>rd</sup> edition, Springer. 2012: ISBN 978-1-4614-0714-0</p> <p>8. UVM Primer: A Step-by-Step Introduction to the Universal Verification Methodology, 2013, ISBN: 0974164933.</p>					
Reference Books	<p>9. SystemVerilog for Design: A Guide to Using SystemVerilog for Hardware Design and Modeling, 2nd Edition, ISBN-13: 978-0387333991</p> <p>10. Donald Thomas, Logic Design and Verification Using SystemVerilog, 2016, ISBN: 1523364025</p>					

	<ol style="list-style-type: none"><li>11. Stuart Sutherland, Simon Davidmann, Peter Flake: System Verilog for design - A Guide to Using SystemVerilog Hardware Design and Modeling, 2<sup>nd</sup> Edition, Springer, ISBN 978-1-4757-6684-4</li><li>12. Janick Bergeron: Writing Testbenches using <b>SystemVerilog</b>, <b>Springer</b>, ISBN 0-387-29221-7</li><li>13. Srikanth Vijayaraghavan &amp; Meyyappan Ramanathan Srikanth Vijayaraghavan &amp; Meyyappan Ramanathan, A Practical Guide for SystemVerilog Assertions, Springer, ISBN 0-387-26049-8</li></ol>
--	---

INDIAN INSTITUTE OF INFORMATION TECHNOLOGY  
DESIGN AND MANUFACTURING (IIITDM) KANCHEEPURAM

COURSE FORMAT

Course Code		Course Title	IC Fabrication/VLSI Technology Theory and Lab			
Dept. /Faculty proposing the course	ECE/Dr. Tejendra Dixit	Structure (LTPC)	L	T	P	C
			2	0	4	4
To be offered for	M.TECH MVS	Type	Core <input checked="" type="checkbox"/>		Elective <input type="checkbox"/>	
		Status	New <input type="checkbox"/>		Modification <input checked="" type="checkbox"/>	
Pre-requisite		Submitted for approval			Senate 62	
Learning Objectives	<ul style="list-style-type: none"> <li>To integrate the perspectives of Circuits and Systems on technology.</li> <li>To provide an in-depth comprehension of the design of intricate VLSI devices and synthesis techniques for manufacturing.</li> </ul>					
Learning Outcomes	<p>At the end of the course, the students will be able to</p> <ul style="list-style-type: none"> <li>Recognize the complexities inherent in VLSI circuit fabrication.</li> <li>Comprehend the diverse methods required for the fabrication of VLSI devices.</li> <li>Acquire hands-on experience and knowledge of the fabrication processes for current and forthcoming generation devices.</li> </ul>					
Contents of the course (With approximate break-up of hours for L/T/P)	<p><b>Theory</b></p> <ul style="list-style-type: none"> <li>Introduction to VLSI Design, Bipolar Junction Transistor Fabrication, MOSFET Fabrication. (2L)</li> <li>Crystal Structure of Si, Defects in Crystal, Crystal growth (2L)</li> <li>Epitaxy, Vapour phase Epitaxy, Doping during Epitaxy, Molecular beam Epitaxy (4L)</li> <li>Oxidation -Kinetics, Rate constants, Dopant Redistribution, Oxide Charges (5L)</li> <li>Diffusion-Theory of Diffusion, Doping Profiles, Diffusion Systems, Ion Implantation- Process, Annealing of Damages, Masking during Implantation (4L)</li> <li>Lithography, immersion lithography, e-beam lithography (5L)</li> <li>Etching- Wet Chemical Etching, Dry Etching, Plasma Etching, Si, SiO<sub>2</sub>, SiN and other materials (3L)</li> <li>Deposition-Plasma Deposition, Metallization, Problems in Aluminium Metal contacts, Copper interconnects (3L)</li> <li>MOSFET - Metal gate vs. Self-aligned Poly-gate, Tailoring of Device Parameters, CMOS Technology, Latch - up in CMOS, MOSFET structures with strained channels and high-k gate dielectrics, Bi-CMOS Technology (6L)</li> </ul> <p><b>Practice:</b></p> <p>Characterization</p> <ul style="list-style-type: none"> <li>Electrical: Semiconductor parameter analyser and probe station</li> <li>Thickness: Surface profilometer</li> <li>Optical: UV-visible spectrometer and Raman Characterization</li> <li>Morphology: SEM and Optical Microscope</li> </ul>					

	<p>Device Type:</p> <ul style="list-style-type: none"> <li>• Si/SiO<sub>2</sub>/Metal based MOS capacitor; Bottom gate top contact MOSFET</li> <li>• Si based photodetector; Si based Schottky diode</li> <li>• Si/SiO<sub>2</sub> based memristor</li> <li>• Si/SiO<sub>2</sub> based humidity sensor; Si/SiO<sub>2</sub> based temperature sensor</li> <li>• Wet and Dry oxidation of Si</li> <li>• Wet etching of Si and SiO<sub>2</sub></li> <li>• CVD growth of epitaxial layers</li> </ul>
Text Books	<p>9. Sorab K. Ghandhi, VLSI Fabrication Principles- Silicon and Galium Arsenide, Wiley; Second edition, ISBN: 978-8126517909, 2008.</p> <p>10. James D. Plummer, Peter B. Griffin, Integrated Circuit Fabrication: Science and Technology, 1<sup>st</sup> Edition, Cambridge University Press, ISBN: 978-1009303583, 2023.</p>
Reference Books	<p>14. S. M. Sze, VLSI Technology, McGraw-Hill Education, Second edition, ISBN: 978-0070582910, 2017.</p> <p>15. J. Plummer, M. D. Deal, P. B. Griffin, Silicon VLSI Technology, Fundamentals, Practice and Modeling, Pearson Higher Education, 1<sup>st</sup> Edition, ISBN: 978-0130850379, 2000.</p> <p>16. Stephen A. Campbell, The Science and Engineering of Microelectronic Fabrication, Oxford Univ, Second edition, ISBN: 978-0195136050, 2001.</p>

INDIAN INSTITUTE OF INFORMATION TECHNOLOGY  
DESIGN AND MANUFACTURING (IIITDM) KANCHEEPURAM

COURSE FORMAT

Course Code		Course Title	CMOS VLSI Design Lab			
Dept./Faculty proposing the course	ECE	Structure (LTPC)	L 0	T 0	P 4	C 2
To be offered for	M.TECH MVS	Type	Core <input checked="" type="checkbox"/>		Elective <input type="checkbox"/>	
		Status	New <input checked="" type="checkbox"/>		Modification <input type="checkbox"/>	
Pre-requisite		Submitted for approval				Senate 62
Learning Objectives	<ul style="list-style-type: none"><li>To provide hands-on experience in analog and digital CMOS design using industry-grade EDA tools.</li><li>To reinforce theoretical concepts through schematic capture, simulation, layout, and post-layout analysis.</li><li>To introduce design practices for parasitic-aware design and layout verification.</li></ul>					
Learning Outcomes	By the end of this course, students will be able to: <ol style="list-style-type: none"><li>Design and simulate basic digital gates, sequential circuits, and analog building blocks.</li><li>Create full-custom layouts for analog and digital circuits following design rules.</li><li>Perform DRC and LVS checks and resolve schematic-layout mismatches.</li><li>Extract parasitics and analyze their effect on timing and gain in post-layout simulations.</li><li>Apply layout techniques for matching and symmetry in analog designs.</li><li>Complete a mini-project integrating schematic, layout, and verification of a CMOS subsystem.</li></ol>					
Contents of the course (With approximate break-up of hours for L/T/P)	<p><b>Tool &amp; Environment Setup:</b> Familiarization with CMOS process PDKs, EDA flow overview (1P)</p> <p><b>Digital Schematic Design:</b> Inverter, NAND, NOR, XOR design and simulation 1P</p> <p><b>Digital Layout and Post-Layout Analysis:</b> Layout of logic gates, DRC and LVS checks, Floor planning, and placement, Parasitic extraction and delay analysis (1P)</p> <p><b>RTL Simulation and Synthesis in HDL:</b> Combinational and sequential logic simulation using Verilog/VHDL (2P)</p> <p><b>Clock/Power Routing:</b> Routing, guard rings, metal stack usage, bond pads for I/O (1P)</p> <p><b>Schematic Simulation of Analog Blocks:</b> Current mirror, bias circuit, CS amplifier: DC, AC, transient simulation (1P)</p> <p><b>Analog Layout and Post-Layout Simulation:</b> Current mirror, differential pair layout, Extracted simulation of analog blocks (1P)</p> <p><b>PVT and ESD:</b> for Analog and Digital modules (1P)</p> <p><b>Complete ASIC Design from RTL/Schematic to GDS flow with analog/digital blocks standard/custom design 4P</b> (Op-amp, comparators, OTA, biasing networks, ALU, MAC, ADCs, simple ASICs)</p> <p>Project Review and End Semester Exam: (1P)</p> <p><i>Students do one Analog Design and one Digital Design or a Mixed signal design as the project.</i></p>					

Text Books	<ol style="list-style-type: none"> <li>1. R. Jacob Baker, CMOS: Circuit Design, Layout, and Simulation, 3rd ed., Wiley, 2019. ISBN-13: 978-1-119-45804-1</li> <li>2. David A. Hodges, Horace G. Jackson &amp; Resve A. Saleh, Analysis and Design of Digital Integrated Circuits, 5th ed., McGraw-Hill Education, 2020. ISBN-13: 978-0-07-802768-0</li> </ol>
Reference Books	<ol style="list-style-type: none"> <li>1. Behzad Razavi, Design of Analog CMOS Integrated Circuits, 2nd ed., McGraw-Hill, 2016. ISBN-13: 978-0-07-252493-2</li> <li>2. Philip E. Allen &amp; Douglas R. Holberg, CMOS Analog Circuit Design, 2nd ed., Oxford University Press, 2002. ISBN 13: 978-0-19-511644-1</li> <li>3. Eby G. Friedman, Clock Distribution Networks in VLSI Circuits and Systems, Wiley-IEEE Press, 2007. ISBN-13: 978-0-470-12019-2</li> </ol>